The circuit shown below is used for ________, and for the inputs shown, the DATA output will be ________
parallel-to-serial conversion, 0
parallel-to-serial conversion, HIGH
What type of register is shown below
Serial/parallel-in parallel-out register
Parallel-access shift register
Parallel in/parallel out register
Serial in/parallel out register
In general, when using a scope to troubleshoot digital systems the instrument should be triggered by ________
the system clock
line sync, in order to observe troublesome power line glitches
the A channel or channel 1
the vertical input mode, when using more than one channel
A D flip-flop can be made to toggle by ________
Three cascaded decade counters will divide the input frequency by ________
A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ________
Assume a 4-bit ripple counter has a failure in the second flip-flop such that it "locks up." The third and fourth stages will ________
turn into molten silicon
continue to count with correct outputs
continue to count but have incorrect outputs
What is the difference between a 7490 and a 7493
7490 is a MOD-10, 7493 is a MOD-12
7490 is a MOD-16, 7493 is a MOD-10
7490 is a MOD-12, 7493 is a MOD-16
7490 is a MOD-10, 7493 is a MOD-16
An asynchronous binary up counter, made from a series of leading edge-triggered flip-flops, can be changed to a down counter by ________
changing the flip-flops to trailing edge triggering
All of the above
clocking of each succeeding flip-flop from the other side ( instead of Q)
taking the output on the other side of the flip-flops ( instead of Q)
A BCD counter has ________ states
Assume you want to determine the timing diagram for a 4-bit counter using anoscilloscope.
The best choice for an oscilloscope trigger signal is ________
the most significant bit (MSB)
from a composite of the MSB and LSB
the least significant bit (LSB)
the clock signal
A modulus-10 counter must have ________
How many different states does a 2-bit asynchronous counter have
The technique used by one-shots to respond to an edge rather than a level is called ________
A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10counter.
The lowest output frequency possible is ________
In a VHDL retriggerable edge-triggered one-shot, which condition will not exist when a clock edge occurs
The counter is not zero and we need to count down by one.
The counter is zero and we need to keep it at zero.
A trigger edge has occurred and we must load the counter.
The shift register is reset.
What decimal value is required to produce an output at "X"
1 or 4
A MOD-16 ripple counter is holding the count10012.
What will the count be after 31 clock pulses
The given circuit represents a(n) ________
four-bit binary counter
asynchronous BCD decade counter
synchronous BCD decade counter
Which of the following is an invalid output state for an 8421 BCD counter
take a quick Quiz
Practice mcqs on Counters
pick difficulty level
Synchronous Counters in Digital Logic Design
Ripple Counters in Digital Logic Design
we serve best when javscript is enabled